HDL and FPGA |
OGAWA, Mitsuhiro |
|
|
【Information and Electronic Engineering･2nd semester】
19-1-1778-3315 |
| １． |
Outline |
|
The main aims of this course are to know the importance of hardware description language (HDL) and field programmable gate array (FPGA) in the current industry fields including ICT and also manufacturing industry. We will focus on the applied examples rather than theoretical foundations of mathematics by using a development environment of FPGA practically.
This course relates to DP4E.
|
| ２． |
Objectives |
|
This course introduces the fundamentals of hardware description language (HDL) and field programmable gate array (FPGA).
By the end of the course, students should be able to do the followings:
1. Recognize and recall major terms and concepts of HDL (especially Verilog HDL).
2. Use a development environment of FPGA.
3. Design simple logic circuit by using FPGA.
4. Recognize terms and concepts of IP core.
|
| ３． |
Grading Policy |
|
Little tests during classes (30%)
Report (70%)
The results will be informed and reviewed mainly via LMS.
|
| ４． |
Textbook and Reference |
|
Textbook is not used. Handouts are provided.
References are as follows:
ISBN: 978-4798047539
ISBN: 978-4798045894
ISBN: 978-4774156514
ISBN: 978-1259643767
|
| ５． |
Requirements (Assignments) |
|
Keywords for preparation and revision will be provided via LMS.
Students must be ready for preparation (60min) and revision (30min).
|
| ６． |
Note |
|
In FPGA programming, students should make their own backups using USB flash drive or portable HDD.
|
| ７． |
Schedule |
|
| １. Introduction |
| ２. How to use FPGA; practical lesson of development |
| ３. Basic of HDL about combinational logic circuit |
| ４. FPGA implementation of combinational logic circuit |
| ５. Basic of HDL about sequential logic circuit |
| ６. FPGA implementation of sequential logic circuit |
| ７. IP core; intellectual property core |
| ８. Summary and preparation of report |
９.
|
10.
|
11.
|
12.
|
13.
|
14.
|
15.
|
|
| １． |
Outline |
|
The main aims of this course are to know the importance of hardware description language (HDL) and field programmable gate array (FPGA) in the current industry fields including ICT and also manufacturing industry. We will focus on the applied examples rather than theoretical foundations of mathematics by using a development environment of FPGA practically.
This course relates to DP4E.
|
| ２． |
Objectives |
|
This course introduces the fundamentals of hardware description language (HDL) and field programmable gate array (FPGA).
By the end of the course, students should be able to do the followings:
1. Recognize and recall major terms and concepts of HDL (especially Verilog HDL).
2. Use a development environment of FPGA.
3. Design simple logic circuit by using FPGA.
4. Recognize terms and concepts of IP core.
|
| ３． |
Grading Policy |
|
Little tests during classes (30%)
Report (70%)
The results will be informed and reviewed mainly via LMS.
|
| ４． |
Textbook and Reference |
|
Textbook is not used. Handouts are provided.
References are as follows:
ISBN: 978-4798047539
ISBN: 978-4798045894
ISBN: 978-4774156514
ISBN: 978-1259643767
|
| ５． |
Requirements (Assignments) |
|
Keywords for preparation and revision will be provided via LMS.
Students must be ready for preparation (60min) and revision (30min).
|
| ６． |
Note |
|
In FPGA programming, students should make their own backups using USB flash drive or portable HDD.
|
| ７． |
Schedule |
|
| １. Introduction |
| ２. How to use FPGA; practical lesson of development |
| ３. Basic of HDL about combinational logic circuit |
| ４. FPGA implementation of combinational logic circuit |
| ５. Basic of HDL about sequential logic circuit |
| ６. FPGA implementation of sequential logic circuit |
| ７. IP core; intellectual property core |
| ８. Summary and preparation of report |
９.
|
10.
|
11.
|
12.
|
13.
|
14.
|
15.
|
|
|